“U” range of Ultra-low ESR Capacitors

Ultra-low ESR “U” Range

The Ultra-low ESR “U” range offers a very stable, High Q material system that provides excellent low loss performance in systems below 3GHz. Optimised for lowest possible ESR, this range of high frequency capacitors is suitable for many applications where economical, high performance is required.

Electrical Details

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitance Range</td>
<td>0.1pF to 1.0nF</td>
</tr>
<tr>
<td>Temperature Coefficient of Capacitance (TCC)</td>
<td>0 ± 30ppm/°C (C0G)</td>
</tr>
<tr>
<td>Q factor</td>
<td>&gt;2000 @ 1MHz</td>
</tr>
<tr>
<td>Insulation Resistance (IR)</td>
<td>100GΩ or 1000secs (whichever is the less)</td>
</tr>
<tr>
<td>Dielectric Withstand Voltage (DWV)</td>
<td>Voltage applied for 5 ± 1 seconds, 50mA charging current maximum</td>
</tr>
<tr>
<td>Operating temperature range</td>
<td>-55°C / +125°C</td>
</tr>
<tr>
<td>Ageing Rate</td>
<td>Zero</td>
</tr>
</tbody>
</table>

Ordering Information – Ultra-low ESR “U” Range

<table>
<thead>
<tr>
<th>Chip Size</th>
<th>J</th>
<th>250</th>
<th>0101</th>
<th>J</th>
<th>U</th>
<th>T</th>
</tr>
</thead>
<tbody>
<tr>
<td>0603</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0805</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* - 1111 capacitance values < 2.2pF, maximum thickness 1.78mm

Knowles Precision Devices
Sales contact e-mail

Europe: KPD-Europe-sales@knowles.com
Asia: KPD-Asia-sales@knowles.com
USA: KPD-NA-sales@knowles.com

www.knowlescapacitors.com
Minimum/Maximum Capacitance Values – “U” range of Ultra-low ESR Capacitors

Note: Knowles Precision Devices operate a continuous improvement process with ranges being expanded and updated regularly. The latest range may differ and is shown on the KPD website – www.knowlescapacitors.com

<table>
<thead>
<tr>
<th>Chip Size</th>
<th>0603</th>
<th>0805</th>
<th>1111</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min Cap</td>
<td>0.1pF</td>
<td>0.2pF</td>
<td>0.4pF</td>
</tr>
<tr>
<td>200V/250V</td>
<td>100pF</td>
<td>240pF</td>
<td>1.0nF</td>
</tr>
<tr>
<td>300V</td>
<td></td>
<td></td>
<td>680pF</td>
</tr>
<tr>
<td>500V</td>
<td></td>
<td></td>
<td>470pF</td>
</tr>
<tr>
<td>630V</td>
<td></td>
<td></td>
<td>390pF</td>
</tr>
<tr>
<td>1000V</td>
<td></td>
<td></td>
<td>220pF</td>
</tr>
<tr>
<td>1500V</td>
<td></td>
<td></td>
<td>100pF</td>
</tr>
<tr>
<td>2000V</td>
<td></td>
<td></td>
<td>68pF</td>
</tr>
<tr>
<td>Tape Quantities</td>
<td>7” reel – 4,000</td>
<td>7” reel – 3,000</td>
<td>7” reel – 1,000</td>
</tr>
<tr>
<td></td>
<td>13” reel – 16,000</td>
<td>13” reel – 12,000</td>
<td>13” reel – 5,000</td>
</tr>
</tbody>
</table>

- Below 1pF capacitance values are available in 0.1pF steps.
- Above 1pF capacitance values are available in E24 series values.
- Other values and taping quantities may be available on request, consult Sales Office for details.
- For values < 0.3pF please consult the Sales Office for availability.

Detailed individual datasheets and part specific environmental certificates can be downloaded direct from the KPD website – www.knowlescapacitors.com
The 0603 "U" range has been modelled by Modelithics Inc. (www.modelithics.com) and scaleable models are available as part of their model libraries for Keysight ADS, Keysight GENESYS, and AWR Microwave Office EDA software.

S parameters for the 0603 are available on both the Modelithics (www.modelithics.com) and Knowles Capacitors website www.knowlescapacitors.com/syfer
Note curves are typical, based on data measured using a Boonton 34A resonant tube and Keysight E4991 impedance analyser with Keysight 16197A test fixture.

Actual performance in circuit may differ and parts should be tested in application.
Note curves are typical, based on data measured using a Boonton 34A resonant tube and Keysight E4991 impedance analyser with Keysight 16197A test fixture.

Actual performance in circuit may differ and parts should be tested in application.
Performance

Lot by lot inspection (all batches)

<table>
<thead>
<tr>
<th>Test</th>
<th>Additional Requirements</th>
<th>Sample Size</th>
<th>Accept/Fail</th>
<th>Test Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>Visual inspection</td>
<td>Inspect construction and workmanship</td>
<td>125</td>
<td>0/1</td>
<td>MIL-STD-883 Method 2009. 10x magnification. Free of visual defects</td>
</tr>
<tr>
<td>Dimensions</td>
<td>Verify physical dimensions comply with Table 1</td>
<td>13</td>
<td>0/1</td>
<td>JESD22 Method JB-100. Digital Vernier or micrometer as applicable. Within specified tolerance</td>
</tr>
<tr>
<td>Capacitance</td>
<td>Class I 1MHz @ 1.0V</td>
<td>100%</td>
<td>N/a</td>
<td>CECC 32 100 Clause 4.6.1. Within specified tolerance</td>
</tr>
<tr>
<td>D.F.</td>
<td>Class I 1MHz @ 1.0V</td>
<td>100%</td>
<td>N/a</td>
<td>CECC 32 100 Clause 4.6.2. &lt;0.0005 @ 1MHz (Q &gt; 2000 @ 1MHz)</td>
</tr>
<tr>
<td>Voltage Proof</td>
<td>VP = 500V</td>
<td>100%</td>
<td>N/a</td>
<td>CECC 32 100 Clause 4.6.4. No breakdown or flashover. R≥ 100MΩ or 1s, whichever is the smaller</td>
</tr>
<tr>
<td>I.R.</td>
<td>RV &gt; 100V IR Voltage = 100V</td>
<td>100%</td>
<td>N/a</td>
<td>CECC 32 100 Clause 4.6.3. 100GΩ or 1000secs (whichever is the less)</td>
</tr>
<tr>
<td>D.P.A.</td>
<td></td>
<td>29</td>
<td>0/1</td>
<td>EIA-469. Cut in both directions. Inspect and measure as applicable. Free from internal defects</td>
</tr>
<tr>
<td>Solderability</td>
<td></td>
<td>10</td>
<td>0/1</td>
<td>IEC 60068-2-58 Test Td. Dip and look method. &gt;95% coverage</td>
</tr>
<tr>
<td>Temperature Characteristic of Capacitance</td>
<td>Carried out for each manufacturing batch of dielectric material</td>
<td>-</td>
<td>-</td>
<td>CECC 32 100 Clause 4.7.2. C0G TC 0 ± 30ppm/°C over -55ºC / +125ºC, no volts applied</td>
</tr>
</tbody>
</table>
## Performance

Periodic Tests conducted on randomly selected batches

<table>
<thead>
<tr>
<th>Test</th>
<th>Additional Requirements</th>
<th>Test Method</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>High Temperature Exposure</strong></td>
<td>Un-powered. 1000 hours @ T=150°C. Measurement at 24 ± 2 hours after test conclusion</td>
<td>MIL-STD-202</td>
<td>Un-mounted, Post test measure at room temperature within 24 ± 2 hours</td>
</tr>
<tr>
<td>(Storage)</td>
<td></td>
<td>Method 108</td>
<td></td>
</tr>
<tr>
<td><strong>Temperature Cycling</strong></td>
<td>1000 cycles -55°C to +125°C Measurement at 24 ± 2 hours after test conclusion</td>
<td>JESD22 Method 1A-104</td>
<td>Mounted on standard test boards. 5mins soak at extremes Post test measure at room temperature within 24 ± 2 hours</td>
</tr>
<tr>
<td><strong>Moisture Resistance</strong></td>
<td>T = 24 hours/cycle. Note: Steps 7a &amp; 7b not required. Un-powered. Measurement at 24 ± 2 hours after test conclusion</td>
<td>MIL-STD-202 Method 106</td>
<td>Preconditioning at 50°C for 24 hrs followed by 10 cycles of 25°C to 65°C at 95%RH. Post test measure at room temperature within 24 ± 2 hours</td>
</tr>
<tr>
<td><strong>Biased Humidity</strong></td>
<td>1000 hours 85°C/85%RH. Applied voltage 50V and 1.5V Measurement at 24 ± 2 hours after test conclusion</td>
<td>MIL-STD-202</td>
<td>Mounted on test boards. Post test measure at room temperature within 24 ± 2 hours</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Method 103</td>
<td></td>
</tr>
<tr>
<td><strong>Operational Life</strong></td>
<td>Condition D Steady State T_s=125°C at 1.5 x Rv. Measurement at 24 ± 2 hours after test conclusion</td>
<td>MIL-STD-202</td>
<td>Mounted on test leads Post test measure at room temperature within 24 ± 2 hours</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Method 108</td>
<td></td>
</tr>
<tr>
<td><strong>Mechanical Shock</strong></td>
<td>Figure 1 of Method 213. Condition F</td>
<td>MIL-STD-202</td>
<td>3x half sine shock pulses of 1.5kg peak.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Method 213</td>
<td></td>
</tr>
<tr>
<td><strong>Vibration</strong></td>
<td>5g’s for 20 minutes, 12 cycles each of 3 orientations. Note: Use 8”x5” PCB .031” thick 7 secure points on one long side and 2 secure points at corners of opposite sides. Parts mounted within 2” from any secure point. Test from 10-2000Hz</td>
<td>MIL-STD-202</td>
<td>Post test measure at room temperature within 24 ± 2 hours</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Method 204</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Method 210</td>
<td></td>
</tr>
<tr>
<td><strong>Thermal Shock</strong></td>
<td>-55°C/+125°C. Number of cycles 300. Maximum transfer time – 20 seconds, Dwell time – 15 minutes. Air-Air</td>
<td>MIL-STD-202</td>
<td>Mounted on test boards. Post test measure at room temperature within 24 ± 2 hours</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Method 107</td>
<td></td>
</tr>
<tr>
<td><strong>Board Flex</strong></td>
<td></td>
<td>AEC-Q200-005</td>
<td>Bend test substrate with the capacitor for 60s+5s.</td>
</tr>
<tr>
<td><strong>Terminal Strength</strong></td>
<td>Force of 1.0kg (0603) or 1.8kg (0805) for 60 seconds</td>
<td>AEC-Q200-006</td>
<td>Mounted on test substrate. Force applied to side of component by calibrated load cell. Post test measure at room temperature within 24 ± 2 hours and visual</td>
</tr>
<tr>
<td><strong>Damp Heat Steady State</strong></td>
<td>56 days, 40ºC/ 93%RH. 15 x no volts, 15 x 5Vdc, 15 x 50V</td>
<td>BS EN132100 Clause 4.14</td>
<td>Mounted on test boards. Tested within 15mins of removal from chamber. Final measurements after 1 to 2hrs recovery time</td>
</tr>
</tbody>
</table>
Soldering Information

Knowles (Syfer) MLCCs are compatible with all recognised soldering/mounting methods for chip capacitors. A detailed application note is available at www.knowlescapacitors.com

Reflow Soldering

Knowles recommend reflow soldering as the preferred method for mounting MLCCs. Knowles (Syfer) MLCCs can be reflow soldered using the internationally recognised reflow profile defined in IPC/FEDEC J-STD-020. Sn plated termination chip capacitors are compatible with both conventional and lead free soldering with peak temperatures of 260°C to 270°C acceptable.

The heating ramp rate should be such that components see a temperature rise of 1.5°C to 4°C per second to maintain temperature uniformity through the MLCC.

The time for which the solder is molten should be maintained at a minimum, so as to prevent solder leaching. Extended times above 230°C can cause problems with oxidation of Sn plating. Use of an inert atmosphere can help if this problem is encountered. Palladium/Silver (Pd/Ag) terminations can be particularly susceptible to leaching with free lead, tin rich solders and trials are recommended for this combination.

Cooling to ambient temperature should be allowed to occur naturally, particularly if larger chip sizes are being soldered. Natural cooling allows a gradual relaxation of thermal mismatch stresses in the solder joints. Forced cooling should be avoided as this can induce thermal breakage.

IPC / J-STD-020D Reflow Specification

### SnPb Classification Temperature

<table>
<thead>
<tr>
<th>Package Thickness</th>
<th>Volume mm³</th>
<th>Volume mm³</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;2.5mm</td>
<td>&lt;350</td>
<td>≥350</td>
</tr>
<tr>
<td></td>
<td>235°C</td>
<td>220°C</td>
</tr>
<tr>
<td>≥2.5mm</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Package Thickness</th>
<th>Volume mm³</th>
<th>Volume mm³</th>
<th>Volume mm³</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;1.6mm</td>
<td>&lt;350</td>
<td>≥350</td>
<td></td>
</tr>
<tr>
<td></td>
<td>260°C</td>
<td>220°C</td>
<td></td>
</tr>
<tr>
<td>1.6mm – 2.5mm</td>
<td>260°C</td>
<td>250°C</td>
<td>245°C</td>
</tr>
<tr>
<td>&gt;2.5mm</td>
<td>250°C</td>
<td>245°C</td>
<td>245°C</td>
</tr>
</tbody>
</table>

### Pb Free Classification Temperature

<table>
<thead>
<tr>
<th>Package Thickness</th>
<th>Volume mm³</th>
<th>Volume mm³</th>
<th>Volume mm³</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;2.5mm</td>
<td>&lt;350</td>
<td>≥350</td>
<td></td>
</tr>
<tr>
<td></td>
<td>260°C</td>
<td>220°C</td>
<td></td>
</tr>
<tr>
<td>≥2.5mm</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Wave Soldering

Wave soldering is generally acceptable, but the thermal stresses caused by the wave have been shown to lead to potential problems with larger or thicker chips. Particular care should be taken when soldering SM chips larger than size 1210 and with a thickness greater than 1.0mm for this reason.

Maximum permissible wave temperature is 270°C for SM chips.

The total immersion time in solder should be kept to a minimum. It is strongly recommended that Sn/Ni plated terminations are specified for wave soldering applications.

If wave soldering is to be carried out, we recommend a profile of the general shape as below (single wave of the same general shape is also acceptable).

Rework of Chip Capacitors

Knowles recommend hot air/gas as the preferred method of applying heat for rework. Apply even heat surrounding the component to minimise internal thermal gradients. Soldering irons or other techniques that apply direct heat to the chip or surrounding area, should not be used as these can result in micro cracks being generated.

Minimise the rework heat duration and allow components to cool naturally after soldering.

If soldering irons must be used, then place the tip on the board close to the component and allow the heat to be transferred to the component. Do not allow the tip of the iron to come into contact with the chip body directly.

Use of Silver Loaded Epoxy Adhesives

Chip capacitors can be mounted to circuit boards using silver loaded adhesive provided the termination material of the capacitor is selected to be compatible with the adhesive. This is normally PdAg. Standard tin finishes are often not recommended for use with silver loaded epoxies as there can be electrical and mechanical issues with the joint integrity due to material mismatch.
Handling & Storage

Components should never be handled with fingers; perspiration and skin oils can inhibit solderability and will aggravate cleaning.

Chip capacitors should never be handled with metallic instruments. Metal tweezers should never be used as these can chip the product and leave abraded metal tracks on the product surface. Plastic or plastic coated metal types are readily available and recommended – these should be used with an absolute minimum of applied pressure.

Incorrect storage can lead to problems for the user. Rapid tarnishing of the terminations, with an associated degradation of solderability, will occur if the product comes into contact with industrial gases such as sulphur dioxide and chlorine. Storage in free air, particularly moist or polluted air, can result in termination oxidation.

Packaging should not be opened until the MLCs are required for use. If opened, the pack should be re-sealed as soon as practicable. Alternatively, the contents could be kept in a sealed container with an environmental control agent.

Long term storage conditions, ideally, should be temperature controlled between -5 and +40°C and humidity controlled between 40% and 60% R.H.

Taped product should be stored out of direct sunlight, which might promote deterioration in tape or adhesive performance. Product, stored under the conditions recommended above, in its “as received” packaging, has a minimum shelf life of 2 years.

SM Pad Design

Knowles (Syfer) conventional 2-terminal chip capacitors can generally be mounted using pad designs in accordance with international specification IPC-7351, Generic Requirements for Surface Mount Design and Land Pattern Standards, but there are some other factors that have been shown to reduce mechanical stress, such as reducing the pad width to less than the chip width. In addition, the position of the chip on the board should also be considered.

IPC-7351 pad design for 0603, 0805 & 1111 MLCC

<table>
<thead>
<tr>
<th></th>
<th>0603</th>
<th>0805</th>
<th>1111</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>1.60</td>
<td>1.80</td>
<td>2.80</td>
</tr>
<tr>
<td>Y</td>
<td>0.85</td>
<td>1.15</td>
<td>1.20</td>
</tr>
<tr>
<td>X</td>
<td>1.00</td>
<td>1.45</td>
<td>3.20</td>
</tr>
</tbody>
</table>

Mechanical Cracking considerations

Mechanical cracking is one of the main causes of failure in MLCC’s. Some design considerations can reduce the instances of mechanical cracking.

Assembly Design/ Manufacture Considerations

Mechanical stress can be influenced by a number of different factors associated with the design of the assembly and assembly manufacture. These factors include:

- PCB design – copper power and ground planes.
- A PCB design resulting in an uneven metal distribution (usually caused by large power or ground planes) can result in PCB warpage during the soldering process caused by the different Thermal Coefficient of Expansion rates between the copper and the epoxy fibre glass. If large power/ ground planes are required then cross hatching the copper area may prove to be useful.
- Position/ orientation of the capacitor on the PCB in relation to the edge of the PCB and other components/ attachments.

Use of PCB Slots

Using a slot along the depanelisation edge reduces the level of stress exerted onto the capacitor by approximately 50%.

Solder pad/ land sizes

Reducing the pad/ land size can reduce the level of stress exerted onto the capacitor by approximately 50%.

Use of adhesives

Depending upon the type of adhesive used, the effect can be a significant reduction in the bend strength of a capacitor. For example, during experiments approximately 50% of the PCB bend was required to crack a capacitor fixed with adhesive when compared to a capacitor not fixed with adhesive.
Knowles has delivered millions of FlexiCap™ components and note reference AN0026.

FlexiCap™ has been developed as a result of listening to temperature cycling from -55 to 125°C in excess of 1,000 times without cracking.

Our answer is a proprietary flexible epoxy polymer termination material that is applied to the device under the usual nickel barrier finish. FlexiCap™ will accommodate a greater degree of board bending than conventional capacitors.

FlexiCap™ may be handled, stored and transported in the barrier finish. FlexiCap™ will accommodate a greater degree of material that is applied to the device under the usual nickel process, nor affects the operation of the MLCC in any way.

Note: FlexiCap™ is not available on all ranges. See individual range ordering information for details.

Ranges are available with FlexiCap™ termination material offering increased reliability and superior mechanical performance (board flex and temperature cycling) when compared with standard termination materials. Refer to Knowles application note reference AN0001. FlexiCap™ capacitors enable the board to be bent almost twice as much as before mechanical cracking occurs. Refer to application note AN0002.

FlexiCap™ is also suitable for space applications having passed thermal vacuum outgassing tests. Refer to Knowles application note reference AN0026.

Knowles has delivered millions of FlexiCap™ components and during that time has collected substantial test and reliability data, working in partnership with customers worldwide, to eliminate mechanical cracking.

An additional benefit of FlexiCap™ is that MLCCs can withstand temperature cycling from -55 to 125°C in excess of 1,000 times without cracking.

FlexiCap™ termination has no adverse effect on any electrical parameters, nor affects the operation of the MLCC in any way.

Application Notes

FlexiCap™ may be handled, stored and transported in the same manner as standard terminated capacitors. The requirements for mounting and soldering FlexiCap™ are the same as for standard SMD capacitors.

For customers currently using standard terminated capacitors there should be requirement to change the assembly process when converting to FlexiCap™.

Based upon the board bend tests in accordance with IEC 60384-1 the amount of board bending required to mechanically crack a FlexiCap™ terminated capacitor is significantly increased compared with standard terminated capacitors.

<table>
<thead>
<tr>
<th>Product: X7R</th>
<th>Typical bend performance under AEC-Q200 test conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Standard Termination</td>
<td>2mm to 3mm</td>
</tr>
<tr>
<td>FlexiCap™</td>
<td>Typically 8mm to 10mm</td>
</tr>
</tbody>
</table>
Ageing of Ceramic Capacitors

Capacitor ageing is a term used to describe the negative, logarithmic capacitance change which takes place in ceramic capacitors with time. The crystalline structure for barium titanate based ceramics changes on passing through its Curie temperature (known as the Curie Point) at about 125ºC. The domain structure relaxes with time and in doing so, the dielectric constant reduces logarithmically; this is known as the ageing mechanism of the dielectric constant. The more stable dielectrics have the lowest ageing rates.

The ageing process is reversible and repeatable. Whenever the capacitor is heated to a temperature above the Curie Point the ageing process starts again from zero.

The ageing constant, or ageing rate, is defined as the percentage loss of capacitance due to the ageing process of the dielectric which occurs during a decade of time (a tenfold increase in age) and is expressed as percent per logarithmic decade of hours. As the law of decrease of capacitance is logarithmic, this means that for a capacitor with an ageing rate of 1% per decade of time, the capacitance will decrease at a rate of:

a) 1% between 1 and 10 hours  
b) An additional 1% between the following 10 and 100 hours  
c) An additional 1% between the following 100 and 1000 hours  
d) An additional 1% between the following 1000 and 10000 hours  
e) The ageing rate continues in this manner throughout the capacitor’s life.

Typical values of the ageing constant for our MLCCs are

<table>
<thead>
<tr>
<th>Dielectric Class</th>
<th>Typical Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ultra Stable C0G/NP0</td>
<td>Negligible capacitance loss through ageing</td>
</tr>
<tr>
<td>Stable X7R</td>
<td>&lt;2% per decade of time</td>
</tr>
</tbody>
</table>

Capacitance Measurements

Because of ageing it is necessary to specify an age for reference measurements at which the capacitance shall be within the prescribed tolerance. This is fixed at 1000 hours, since for all practical purposes there is not much further loss of capacitance after this time.

All capacitors shipped are within their specified tolerance at the standard reference age of 1000 hours after having cooled through their Curie temperature.

The ageing curve for any ceramic dielectric is a straight line when plotted on semi-log paper.

Capacitance vs. Time

(Ageing X7R @ 1% per decade)

Tight Tolerance

One of the advantages of Knowles’s unique ‘wet process’ of manufacture is the ability to offer capacitors with exceptionally tight capacitance tolerances.

The accuracy of the printing screens used in the fully automated, computer controlled manufacturing process allows for tolerance as close as ± 1% on C0G/NP0 parts greater than or equal to 10pF. For capacitance value less than 4.7pF tolerances can be as tight as ± 0.05pF.

Periodic Tests Conducted and Reliability Data

For standard surface mount capacitors components are randomly selected on a sample basis and the following routine tests conducted:

- Load Test. 1,000 hours @ 125°C (150°C for X8R). Applied voltage depends on components tested
- Humidity Test. 168 hours @ 85°C/85%RH
- Board Deflection (bend test)

Test results are available on request.

Conversion Factors

<table>
<thead>
<tr>
<th>From</th>
<th>To</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>FITs</td>
<td>MTBF (hours)</td>
<td>$10^9 \div \text{FITs}$</td>
</tr>
<tr>
<td>FITs</td>
<td>MTBF (years)</td>
<td>$10^9 \div (\text{FITs} \times 8760)$</td>
</tr>
</tbody>
</table>

FIT = Failures In Time. 1 FIT = 1 failure in $10^9$ hours  
MTBF = Mean Time Between Failure

Example of FIT Data Available

Component type: 0805 (C0G/NP0 and X7R)  
Testing Location: Knowles reliability test department  
Results based on: 16,622,000 component test hours
Packaging Information

Tape and reel packing of surface mounting chip capacitors for automatic placement are in accordance with IEC60286-3.

Peel Force

The peel force of the top sealing tape is between 0.2 and 1.0 Newton at 180°. The breaking force of the carrier and sealing tape in the direction of unreeling is greater than 10 Newton.

Tape Dimensions

Reel Dimensions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>178mm Reel</th>
<th>330mm Reel</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Reel diameter</td>
<td>178 (7)</td>
<td>330 (13)</td>
</tr>
<tr>
<td>G</td>
<td>Reel inside width</td>
<td>8.4 (0.33)</td>
<td>12.4 (0.49)</td>
</tr>
<tr>
<td>T</td>
<td>Reel outside width</td>
<td>14.4 (0.56) max</td>
<td>18.4 (0.72) max</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>8mm Tape</th>
<th>12mm Tape</th>
</tr>
</thead>
<tbody>
<tr>
<td>A₀</td>
<td>Width of cavity</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B₀</td>
<td>Length of cavity</td>
<td></td>
<td></td>
</tr>
<tr>
<td>K₀</td>
<td>Depth of cavity</td>
<td></td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>Width of tape</td>
<td>8.0 (0.315)</td>
<td>12.0 (0.472)</td>
</tr>
<tr>
<td>F</td>
<td>Distance between drive hole centres and cavity centres</td>
<td>3.5 (0.138)</td>
<td>5.5 (0.213)</td>
</tr>
<tr>
<td>E</td>
<td>Distance between drive hole centres and tape edge</td>
<td>1.75 (0.069)</td>
<td></td>
</tr>
<tr>
<td>P₁</td>
<td>Distance between cavity centres</td>
<td>4.0 (0.156)</td>
<td>8.0 (0.315)</td>
</tr>
<tr>
<td>P₂</td>
<td>Axial distance between drive hole centres and cavity centres</td>
<td>2.0 (0.079)</td>
<td></td>
</tr>
<tr>
<td>P₀</td>
<td>Axial distance between drive hole centres</td>
<td>4.0 (0.156)</td>
<td></td>
</tr>
<tr>
<td>D₀</td>
<td>Drive hole diameter</td>
<td>1.5 (0.059)</td>
<td></td>
</tr>
<tr>
<td>D₁</td>
<td>Diameter of cavity piercing</td>
<td>1.0 (0.039)</td>
<td>1.5 (0.059)</td>
</tr>
<tr>
<td>T</td>
<td>Carrier tape thickness</td>
<td>0.3 (0.012) ±0.1 (0.04)</td>
<td>0.4 (0.016) ±0.1 (0.04)</td>
</tr>
<tr>
<td>t₁</td>
<td>Top tape thickness</td>
<td>0.1 (0.004) max</td>
<td></td>
</tr>
</tbody>
</table>
Packaging Information

Missing Components

The number of missing components in the tape may not exceed 0.25% of the total quantity with not more than three consecutive components missing. This must be followed by at least six properly placed components.

Identification

Each reel is labelled with the following information: manufacturer, chip size, capacitance, tolerance, rated voltage, dielectric type, batch number, date code and quantity of components.

Component Orientation

Tape and reeling is in accordance with IEC 60286 part 3, which defines the packaging specifications for leadless components on continuous tapes.

Notes:
1) IEC60286-3 states A0 < B0
2) Regarding the orientation of 1825 and 2225 components, the termination bands are right to left, NOT front to back. Please see diagram.

Outer Packaging

Outer carton dimensions mm (inches) max

<table>
<thead>
<tr>
<th>Reel Size</th>
<th>No. of Reels</th>
<th>L</th>
<th>W</th>
<th>T</th>
</tr>
</thead>
<tbody>
<tr>
<td>178 (7)</td>
<td>1</td>
<td>185</td>
<td>185</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(7.28)</td>
<td>(7.28)</td>
<td>(0.98)</td>
</tr>
<tr>
<td>178 (7)</td>
<td>4</td>
<td>190</td>
<td>195</td>
<td>75</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(7.48)</td>
<td>(7.76)</td>
<td>(2.95)</td>
</tr>
<tr>
<td>330 (13)</td>
<td>1</td>
<td>335</td>
<td>335</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(13.19)</td>
<td>(13.19)</td>
<td>(0.98)</td>
</tr>
</tbody>
</table>

Reel Quantities

<table>
<thead>
<tr>
<th>Chip Size</th>
<th>0402</th>
<th>0505</th>
<th>0603</th>
<th>0805</th>
<th>1111</th>
<th>1206</th>
<th>1210</th>
<th>1410</th>
<th>1808</th>
<th>1812</th>
<th>1825</th>
<th>2211</th>
<th>2215</th>
<th>2220</th>
<th>2225</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. Chip Thickness</td>
<td>0.5mm</td>
<td>1.3mm</td>
<td>0.8mm</td>
<td>1.3mm</td>
<td>2.0mm</td>
<td>1.6mm</td>
<td>2.0mm</td>
<td>2.0mm</td>
<td>2.0mm</td>
<td>2.0mm</td>
<td>2.5mm</td>
<td>2.5mm</td>
<td>2.5mm</td>
<td>2.5mm</td>
<td>2.5mm</td>
</tr>
<tr>
<td>178mm (7&quot;)</td>
<td>10000</td>
<td>2500</td>
<td>4000</td>
<td>3000</td>
<td>1000</td>
<td>2500</td>
<td>2000</td>
<td>2000</td>
<td>1500</td>
<td>500</td>
<td>500</td>
<td>750</td>
<td>500</td>
<td>500</td>
<td>500</td>
</tr>
</tbody>
</table>

Notes:
1) The above quantities per reel are for the maximum manufactured chip thickness. Thinner chips can be taped in larger quantities per reel.
2) Where two different quantities are shown for the same case size, please contact the sales office to determine the exact quantity for any specific part number.

Bulk Packing – Tubs

Chips are supplied in rigid re-sealable plastic tubs together with impact cushioning wadding. Tubs are labelled with the details: chip size, capacitance, tolerance, rated voltage, dielectric type, batch number, date code and quantity of components.

Dimensions mm (inches)

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>60mm (2.36&quot;)</td>
</tr>
<tr>
<td>D</td>
<td>50mm (1.97&quot;)</td>
</tr>
</tbody>
</table>